Refactoring SITORB / CCIR476.
This commit is contained in:
parent
0a115261d5
commit
a66de19cc2
|
|
@ -219,7 +219,7 @@ class FaxDemodulator(ServiceDemodulator, DialFrequencyReceiver):
|
|||
|
||||
|
||||
class SitorBDemodulator(SecondaryDemodulator, SecondarySelectorChain):
|
||||
def __init__(self, baudRate, bandWidth, invert=False):
|
||||
def __init__(self, baudRate=100, bandWidth=170, invert=False):
|
||||
self.baudRate = baudRate
|
||||
self.bandWidth = bandWidth
|
||||
self.invert = invert
|
||||
|
|
@ -233,8 +233,8 @@ class SitorBDemodulator(SecondaryDemodulator, SecondarySelectorChain):
|
|||
FmDemod(),
|
||||
Lowpass(Format.FLOAT, cutoff),
|
||||
TimingRecovery(Format.FLOAT, secondary_samples_per_bit, loop_gain, 10),
|
||||
SitorDecoder(jitter=1, invert=invert),
|
||||
Ccir476Decoder(fec=True, allowErrors=16),
|
||||
SitorDecoder(jitter=1, allowErrors=16, invert=invert),
|
||||
Ccir476Decoder(),
|
||||
]
|
||||
super().__init__(workers)
|
||||
|
||||
|
|
@ -253,7 +253,7 @@ class SitorBDemodulator(SecondaryDemodulator, SecondarySelectorChain):
|
|||
|
||||
|
||||
class DscDemodulator(SecondaryDemodulator, SecondarySelectorChain):
|
||||
def __init__(self, baudRate, bandWidth, invert=False):
|
||||
def __init__(self, baudRate=100, bandWidth=170, invert=False):
|
||||
self.baudRate = baudRate
|
||||
self.bandWidth = bandWidth
|
||||
self.invert = invert
|
||||
|
|
|
|||
|
|
@ -669,10 +669,10 @@ class DspManager(SdrSourceEventClient, ClientDemodulatorSecondaryDspEventClient)
|
|||
return RttyDemodulator(50, 85, invert=True)
|
||||
elif mod == "sitorb":
|
||||
from csdr.chain.digimodes import SitorBDemodulator
|
||||
return SitorBDemodulator(100, 170)
|
||||
return SitorBDemodulator()
|
||||
elif mod == "dsc":
|
||||
from csdr.chain.digimodes import DscDemodulator
|
||||
return DscDemodulator(100, 170)
|
||||
return DscDemodulator()
|
||||
elif mod == "cwdecoder":
|
||||
from csdr.chain.digimodes import CwDemodulator
|
||||
return CwDemodulator(75.0)
|
||||
|
|
|
|||
Loading…
Reference in New Issue